

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/086,938	02/28/2002	George Apostol JR.	112631-140700	3929
25943	7590 06/27/2005	EXAMINER		
	E, WILLIAMSON & W	KNOLL, CLIFFORD H		
	PACWEST CENTER, SUITE 1900 1211 SW FIFTH AVENUE PORTLAND, OR 97204		ART UNIT	PAPER NUMBER
PORTLAND			2112	
			DATE MAILED: 06/27/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

		A	T			
		Application No.	Applicant(s)			
Office Action Cummons		10/086,938	APOSTOL ET AL.			
	Office Action Summary	Examiner	Art Unit			
		Clifford H. Knoll	2112			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).  Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1)⊠ Responsive to communication(s) filed on <u>08 July 2002</u> .						
		action is non-final.				
Disposition of Claims						
<ul> <li>4)  Claim(s) 1-38 is/are pending in the application.</li> <li>4a) Of the above claim(s) is/are withdrawn from consideration.</li> <li>5)  Claim(s) is/are allowed.</li> <li>6)  Claim(s) 1-35 is/are rejected.</li> <li>7)  Claim(s) 36-38 is/are objected to.</li> <li>8)  Claim(s) are subject to restriction and/or election requirement.</li> </ul>						
Applicatio	•					
9) The specification is objected to by the Examiner.						
10)⊠ The drawing(s) filed on <u>28 February 2002</u> is/are: a)⊠ accepted or b)⊡ objected to by the Examiner.						
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority ur	nder 35 U.S.C. § 119					
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
Attachment(	s)					
	of References Cited (PTO-892)	4) Interview Summary				
3) 🔲 Informa	of Draftsperson's Patent Drawing Review (PTO-948) ation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) No(s)/Mail Date	Paper No(s)/Mail Da 5)  Notice of Informal Pa 6) Other:	ite atent Application (PTO-152)			

Art Unit: 2112

#### **DETAILED ACTION**

This Office Action is responsive to communication filed 1/18/05. Currently claims 1-38 are pending.

#### Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

1. Claims 1-4, 6-9, 11-20, 22-29, and 31-35 are rejected under 35 U.S.C. 102(e) as being anticipated by Chen (US 5197130).

Regarding claims 1, 16, and 17, Chen discloses an array of memory cells (e.g., col. 14, lines 30-39); a first data transfer interface coupled to the array of memory cells to provide a first access path for a selected one of a processor and a plurality of subsystems of the IC to access said array of memory cells (e.g., Figure 10; col. 17, lines 48-51) a second data transfer interface coupled to the array of memory cells to provide a second access path for said processor to access said array of memory cells (e.g., col. 20, lines 53-54; Figure 10, "Section 8: "50"); and a controller coupled to the array of

Art Unit: 2112

memory cells and the first and second data transfer interfaces to control said array of memory cells and said first and second data transfer interfaces to facilitate concurrent accesses of said memory unit by said processor and said subsystems (e.g., Fig. 19a, "44").

Regarding claims 2 and 18, Chen also discloses the first data transfer interface comprises a first inbound queue coupled to said array of memory cells for queuing a first plurality of memory accesses of said processor and said subsystem of a first priority; a second inbound queue coupled to said array of memory cells for queuing a second plurality of memory accesses of said processor and said subsystem of a second priority (e.g., Fig. 14, "324"); and an outbound queue coupled to said array of memory cells for queuing output responses to said first and second plurality of memory accesses of said processor and said subsystem of said first and second priorities accessed through said first and second inbound queues (e.g., Fig. 14, "326").

Regarding claims 3 and 19, Chen also discloses second data transfer interface comprises an inbound queue coupled to said array of memory cells for queuing a first plurality of memory accesses of said processor; and an outbound queue coupled to said array of memory cells for queuing output responses to said first plurality of memory accesses of said processor (e.g., col. 17, lines 48-51).

Regarding claims 4 and 20, Chen also discloses controller comprises a sequential storage structure coupled to said array of memory cells (e.g., Fig. 14, "330"); a multiplexor (e.g., Fig. 14, "320", Fig. 13, "44"), coupled to inbound queues of said first and second data transfer units and said sequential storage structure to sequence

Art Unit: 2112

memory accesses queued in said inbound queues into said sequential storage structure; and a state machine coupled to said sequential storage structure, said multiplexor, and said inbound queues of said first and second data transfer units to control their operation (e.g., Fig. 14, "332").

Regarding claims 6 and 22, Chen also discloses sequence memory accesses queued in inbound queues of said first data transfer interface into said sequential storage structure, in accordance with assigned priorities of said inbound queues (e.g., col. 17, lines 59-64).

Regarding claims 7 and 23, Chen also discloses the controller comprises a first sequential storage structure to stage headers for output responses to memory accesses (e.g., col. 22, lines 27-29); a second sequential storage structure coupled to said array of memory cells to stage output responses to memory accesses (e.g., Fig. 14, "334"); a first multiplexor coupled to said first and second sequential storage structures to selective output one of said staged headers of output responses to memory accesses and said staged output responses to memory accesses (e.g., col. 22, lines 30-32); a second multiplexor coupled to said first multiplexor and outbound queues of said first and second data transfer units to selective output the selected output of said first multiplexor to a selected one of said outbound queues of said first and second data transfer unit (e.g., Fig. 14, "SECTION PATH", "326"); and a state machine coupled to said first and second sequential storage structures, said first and second multiplexors, and said outbound queues of said first and second data transfer units to control their operation (e.g., Fig. 14, "332").

Art Unit: 2112

Regarding claim 8, Chen discloses queuing first memory accesses of a processor and a plurality of subsystems of the IC in inbound queues of a first data transfer interface (e.g., col. 20, lines 53-54); queuing second memory accesses of the processor in an inbound queue of a second data transfer interface (e.g., Fig. 14, "324"); sequencing said first and second memory accesses into a single sequence of memory accesses (e.g., Fig. 14, "332"; col. 17, lines 48-51); and servicing said first and second memory accesses in accordance with their sequence order (e.g., col. 17, lines 36-40).

Regarding claim 9, Chen also discloses where queuing of said first memory accesses in inbound queues of a first data transfer interface comprises queuing said first memory accesses into inbound queues of said first data transfer interface having associated priorities, in accordance with priorities of said first memory accesses (e.g., col. 18, lines 41-44).

Regarding claim 11, Chen also discloses wherein said sequencing comprises sequencing first memory accesses queued in inbound queues of said first data transfer interface, in accordance with assigned priorities of the inbound queues (e.g., col. 17, lines 59-64).

Regarding claim 12, Chen also discloses wherein said servicing comprises generating and queuing headers for output responses to said first and second memory accesses (e.g., col. 17, lines 48-51).

Regarding claim 13, Chen also discloses said servicing comprises queuing output responses to said first and second memory accesses (e.g., Fig. 14, "SECTION PATH", "326").

Art Unit: 2112

Regarding claim 14, Chen also discloses merging headers for output responses to said first and second memory accesses and output responses to said first and second memory accesses (e.g., col. 22, lines 30-32).

Regarding claim 15, Chen also discloses selectively outputting headers for output responses to said first and second memory accesses and output responses to said first and second memory accesses to a selected one of said first and said second data transfer interfaces (e.g., col. 22, lines 30-32).

Regarding claim 24, Chen also discloses an on-chip bus (e.g., col. 14, lines 40-42).

Regarding claim 25, Chen also discloses a data traffic router to which said memory unit, said processor, and at least one of said subsystems is attached, said data traffic router facilitating concurrent communication between selected combinations of said memory unit, said processor and said at least one subsystem (e.g., col. 16, lines 41-44).

Regarding claim 26, Chen also discloses a collection of peripheral device controllers (e.g., col. 10, lines 56-66).

Regarding claim 27, Chen discloses making first memory accesses of a memory unit of the IC via a first access path in turn; the processor also successively making second memory accesses to said memory unit via a second access path in parallel (e.g., col. 15, lines 52-59); and the memory unit servicing said first and second memory accesses made through said first and second access paths in parallel (e.g., col. 22, lines 26-27, the memory unit of Chen is provided as parallel units).

Regarding claim 28, Chen also discloses queuing said first memory accesses of said processor and said plurality of subsystems of the IC in inbound queues of a first data transfer interface of said memory unit; queuing said second memory accesses of the processor in an inbound queue of a second data transfer interface of said memory unit (e.g., col. 20, lines 53-54); sequencing said first and second memory accesses into a single sequence of memory accesses (e.g., Fig. 14, "320", Fig. 13, "44"); and servicing said first and second memory accesses in accordance with their sequence order (e.g., col. 18, lines 41-44).

Regarding claim 29, Chen also discloses queuing of said first memory accesses of said processor and said plurality of subsystems of the IC in inbound queues of a first data transfer interface comprises queuing said first memory accesses into inbound queues of said first data transfer interface having associated priorities, in accordance with priorities of said first memory accesses (e.g., col. 17, lines 59-64).

Regarding claim 31, Chen also discloses sequencing first memory accesses queued in inbound queues of said first data transfer interface, in accordance with assigned priorities of the inbound queues (e.g., col. 17, lines 59-64).

Regarding claim 32, Chen also discloses generating and queuing headers for output responses to said first and second memory accesses (e.g., col. 17, lines 48-51).

Regarding claim 33, Chen also discloses queuing output responses to said first and second memory accesses (e.g., Fig. 14, "SECTION PATH", "326").

Art Unit: 2112

Regarding claim 34, Chen also discloses merging headers for output responses to said first and second memory accesses and output responses to said first and second memory accesses (e.g., col. 22, lines 30-32).

Regarding claim 35, Chen also discloses selectively outputting headers for output responses to said first and second memory accesses and output responses to said first and second memory accesses to a selected one of said first and said second data transfer interfaces (e.g., col. 22, lines 30-32).

## Claim Rejections - 35 USC § 103

2. Claims 5, 10, 21, and 30 rejected under 35 U.S.C. 103(a) as being unpatentable over Chen as applied in parent claims supra, in view of Agarwala (US 6681270).

Regarding claims 5, 10, 21, and 30, Chen discloses prioritizing transfers, but does not expressly mention sequencing accesses in the second transfer interface before sequencing the accesses in the first data transfer interface; however this detail is disclosed by Agarwala. Agarwala discloses setting fixed priorities for transfer units (e.g., col. 3, lines 44-45). It would have been obvious to combine Agarwala with Chen, because Agarwala teaches the advantages of the standard practice in which a data transfer interface ("channel") is assigned a particular priority. Therefore, it would have been obvious to one of ordinary skill in the art to combine Agarwala with Chen to obtain the claimed invention.

## Allowable Subject Matter

3. Claims 36-38 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter: the interactions claimed between the processor and the subsystem distinguish them from the disclosure of Chen as well as the disclosure of Webb (cited but not used).

#### Response to Arguments

Applicant's arguments filed 1/18/05 have been fully considered but they are not persuasive.

Regarding claim 1, Applicant argues that Chen only discloses "only one access path to any particular memory" which is "not the same as the first and second access paths discussed in claim 1, which both provide processor access to memory" (pp. 11-12); however, it is seen that the processors referred to at column 20, lines 53-54 are multiported; this is perhaps best seen in Figure 13. In reference to the processors, Chen notes:

"Data information is provided to both the scalar means 102 and vector means 104 through a series of data ports. A single bi-directional scalar data port 114 supports both reads and writes to the S and L registers in the scalar means 102. Four vector read ports 116 and two vector write ports 118 support data transfers to the vector means 104. The operation of the ports 112, 114, 116 and 118 will be described in greater detail hereinafter in connection with the discussion of the arbitration nodes 44" (column 11, lines 47-56)

Art Unit: 2112

Applicant further argues that Chen's MRCA "acts as one interface between the shared resources and the remote clusters and likewise provides one access path 54 to the memory; however, the MRCA is merely relied upon to anticipate the subsystem feature that arbitrates in the transfer path against the processor; see for example, Figure 10, "50" and "54". In this particular Figure it becomes clear that the same processor can use both first and second access paths ("50") as a result of arbitration at "44" (Figure 13).

Regarding claim 8, Applicant argues that regarding the arbitration nodes "it is clear that no two of them are coupled to the same processor to provide respective inbound queues for first and second memory access; however, the multiple ports of the processor are treated in this way; for example, at column 17, lines 48-51, which discloses queueing means provided for each processor port.

Regarding claims 16 and 27, Applicant argues that Chen does not disclose first and second access paths to a memory (p. 13, p. 14); however this has been treated supra.

Regarding the 103 rejection, Applicant argues against the anticipation of the processor's use of both transfer paths; this has been treated supra.

Thus the Examiner maintains the rejection. With regard to the argument against the anticipation of processor use of both transfer paths, additional citations have been provided in the rejection maintained supra that hopefully clarifies this particular feature in Chen in the context of the rejection.

#### Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Clifford H. Knoll whose telephone number is 571-272-3636. The examiner can normally be reached on M-F 0630-1500.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rehana Perveen can be reached on 571-272-3676. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/086,938 Page 12

Art Unit: 2112

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Knac Rong

chk

Khanh Dang Primary Examiner